

## A10PED

### Dual Arria® 10 GT/GX/SX Full-Length PCIe Board with Dual 12x Avago Fiber Optic, QSFP, and HMC

- Two Altera Arria 10 GT/GX/SX FPGAs
- Two PCIe x8 interfaces supporting Gen1, Gen2, or Gen3
- Two 12x Avago fiber optic modules
- QSFP cage for 4x 10GigE
- Memory options:
  - up to 4 GB Hybrid Memory Cube
  - up to 64 GBytes of DDR4 SDRAM with ECC
  - up to 144 MBytes QDR-IV
  - up to 288 MBytes QDR-II+
- Board Management Controller for Intelligent Platform Management
- Utility I/O: USB 2.0, SATA, powered GPIO header, Ethernet



BittWare's A10PED is a full-length PCIe x8 card featuring two Altera Arria 10 GT/GX/SX FPGAs. The Arria 10 boasts high densities and a power-efficient FPGA fabric married with a rich feature set including high-speed transceivers up to 15 Gbps, hard floating-point DSP blocks, and embedded Gen3 PCIe x8. The board offers flexible memory configurations, supporting a Hybrid Memory Cube along with over 64 GBytes of memory. Two 12x Avago fiber optic modules and a QSFP cage provide high-speed, low-latency I/O direct to the FPGAs. The A10PED also incorporates a Board Management Controller (BMC) for advanced system monitoring, which greatly simplifies platform management. All of these features combine to make the A10PED ideal for a wide range of applications, including network processing and security, compute and storage, instrumentation, broadcast, and SigInt.

#### Altera Arria 10 GT/GX/SX FPGA and SoC

Built on 20 nm process technology, the Arria 10 FPGAs and SoCs feature industry-leading programmable logic that integrates a rich feature set of embedded peripherals, embedded high-speed transceivers, hard memory controllers, and protocol IP controllers. The SX variant of the FPGA also incorporates a dual-core ARM® Cortex™-A9 MPCore™ hard processor system (HPS). Variable-precision digital signal processing (DSP) blocks integrated with hardened floating point (IEEE 754-compliant) enable the Arria 10 to deliver floating point performance of up to 1.5 TFLOPS. The FPGA supports Gen3 PCIe x8 via hard IP blocks and provides up to 1150K equivalent LEs.

#### I/O Interfaces

The A10PED provides a variety of interfaces for high-speed serial I/O as well as debug support. Two 12x Avago fiber optic modules are on

the front panel, supporting high-density, high-speed optical interconnects. A QSFP cage is also available on the front panel, supporting four 10GigE channels. The Avago and QSFP SerDes channels are connected directly to the Arria 10 FPGAs, thus removing the latency of external PHYs. The QSFP cage can optionally be adapted for SFP+.

Several additional interfaces also support high-speed I/O. Two Gen3 x8 PCIe interfaces connect to the FPGAs via 16 SerDes lanes, allowing for a x8 PCIe connection (to FPGA A) in a standard slot or two x8 interfaces (one to each FPGA) in a bifurcated slot. Two SerDes lanes are available via SATA connectors to connect external storage devices or provide direct board-to-board communication.

A USB 2.0 interface provides debug and programming support. The USB features a built-in Altera USB-Blaster and is connected to the Board Management Controller. The board also provides an on-board powered GPIO header and an Ethernet jack, which is available via a breakout board.

#### Memory

The A10PED features an extremely flexible memory configuration, with four SODIMM sites that support DDR4 SDRAM, QDR-IV, and QDR-II+. Memory card options include the following: up to 16 GBytes of DDR4 with optional error-correcting codes (ECC), up to 36 MBytes QDR-IV (1 bank x36), and up to 72 MBytes QDR-II+ (1 bank x36). A Hybrid Memory Cube (HMC) provides high-performance serial memory. Additional on-board memory includes flash with factory default and support for multiple FPGA images. Boards with the Arria 10 SX also feature a MicroSD connector with a MicroSD memory card that includes the ARM/SoC operating system and filesystem.

## Board Management Controller

Boards in BittWare's A10 family feature an advanced system monitoring subsystem, similar to those typically found on today's server platforms. At the heart of the board's monitoring system lies a Board Management Controller (BMC), which accepts Intelligent Platform Management Interface (IPMI) messaging protocol commands. The BMC provides a wealth of features, including control of power and resets, monitoring of board sensors, FPGA boot loader, voltage overrides, configuration of programmable clocks, access to I2C bus components, field upgrades, and IPMI messaging. Access to the BMC is via PCIe or USB. BittWare's BittWorks II Toolkit also provides utilities and libraries for communicating with the BMC components at a higher, more abstract level, allowing developers to remotely monitor the health of the board.

## Development Tools


### BittWorks II Toolkit

BittWare offers complete software support for the A10PED with its BittWorks II software tools. Designed to make developing and debugging applications for BittWare's boards easy and efficient, the Toolkit is a collection of libraries and applications that provides the glue between the host application and the hardware. A variety of features allow developers to take full advantage of the Arria 10 FPGA capabilities on the BittWare board, including FPGA control via PCIe, Flash programming, custom ISR scripts, and convenient control of FPGA loads. The Toolkit supports 32-bit, and 64-bit Windows and Linux platforms and can connect to the board via PCIe or USB, providing a common API no matter the connection method.

## FPGA Development Kit

BittWare's FPGA DevKit provides FPGA board support IP and integration for BittWare's Altera FPGA-based boards. The FPGA DevKit includes FPGA components that provide preconfigured physical interfaces, infrastructure, and examples, drastically cutting development time and easily integrating into existing FPGA development environments.

Working example projects are available for each board which illustrate how to move data between the board's different interfaces. Supported interfaces include DDR4, QDR-IV, QDR2/+, PCIe, 10GigE, LVDS, SerDes, and Double Data Rate I/O. All example projects are available on BittWare's Developer Site.



BwMonitor in the BittWorks II Toolkit provides a view into the board management capabilities of your BittWare hardware.

## BittWare Firmware and Network Solutions Partners

BittWare offers firmware for the Arria 10 FPGA on the A10 family PCIe boards, targeted specifically for networking applications. BittWare's FPGA framework provides a solid base for your application, including the following:

- 10GigE MAC
- PCIe multi-channel DMA engines
- DDR4 SDRAM, DDR3 SDRAM, and QDR-IV controllers

BittWare has also partnered with several companies to offer solutions for networking and financial acceleration:

- **Algo-Logic:** Market feed handler and low latency gateway libraries, MAC, TOE
- **Argon Design:** Design services specializing in multimedia and FPGA-based high performance trading
- **Enyx:** UOE, TOE, book building IP, order management IP, Market Feed Handler
- **InDeLabs:** Market Data Feed Handler and custom services
- **Intilop:** Ultra low latency TOE, UOE, and MAC
- **LeWiz:** Ultra low latency, multi-session TOE IP cores
- **PLDA:** Low latency TCP/IP offload engine, UDP and PCIe IP cores
- **PolyBus:** Infiniband link layer and transport layer
- **Tamba Networks:** Ultra low latency 10/40/100 GigE MAC + PCS, TOE

## A10PED Specifications

### BOARD SPECIFICATIONS

#### FPGA

- Altera® Arria® 10 GT/GX/SX FPGA
- Dual-core ARM Cortex-A9 MPCore; up to 1.5 GHz CPU operation per core (SX only)
- High-performance, multi-gigabit SerDes transceivers @ up to 28 (GT) or 17 (GX/SX) Gbps
- Up to 1150 (GX/GT) or 660K (SX) logic elements available
- Up to 53 (GT/GX) or 42 (SX) Mb of embedded memory
- 1.6 Gbps LVDS performance
- Up to 3,376 (SX/GX) or 3,036 (GT) 18x19 variable-precision multipliers

#### On-Board Memory

- Flash memory for booting FPGA

#### Hybrid Memory Cube (HMC)

- Up to 4 GByte Hybrid Memory Cube connected to each FPGA via 16x SerDes

#### MicroSD Card

- MicroSD card containing ARM/SoC OS and filesystem (SX only)

#### Optional SODIMM Memory

2 per FPGA; can be any of the following:

- DDR4: x72 w/ECC
- Up to 16 GBytes per SODIMM

- QDR-IV: 1x bank of x36
- Up to 36 MBytes per SODIMM
- QDR-II+: 1x bank of x36
- Up to 72 MBytes per SODIMM

#### PCIe Interface

- Two x8 Gen1, Gen2, Gen3 interfaces direct to FPGAs: one x8 interface (to FPGA A) in a standard slot; two x8 interfaces (one to each FPGA) requires bifurcated slot

#### USB Header

- Micro USB port (USB 2.0) for debug and programming FPGA and Flash
- Built-in Altera USB-Blaster

#### Avago Fiber Optic

- Two 12x Avago fiber optic modules, connected to the FPGAs via 12 SerDes channels each

#### QSFP Cages

- QSFP28 (zQSFP) cage on front panel connected directly to each FPGA via 2 SerDes (no external PHY)
- Supports 4x 10GigE
- Backward compatible with QSFP and can be optionally adapted for use as SFP+

#### Serial ATA

- Two SATA connectors, connected to FPGAs

#### Ethernet

- RJ-45 Ethernet jack for 1000BASE-T connection to the SoC (SX only, requires BWBO breakout board)

### Board Management Controller

- Voltage, current, temperature monitoring
- Power sequencing and reset
- Field upgrades
- FPGA configuration and control
- Clock configuration
- I<sup>2</sup>C bus access
- USB 2.0 and JTAG access
- Voltage overrides

### Size

- Full-length, standard-height, double-wide PCIe slot card

### DEVELOPMENT TOOLS

#### System Development

- BittWorks II Toolkit - host, command, and debug tools for BittWare hardware; Matlab API, source code porting kit also available

#### FPGA HDL Development

- FPGA DevKit
  - Physical interface components
  - Board, I/O, and timing constraints
  - Example Quartus projects
  - Software components and drivers


#### Altera Tools

- Quartus II software, including Qsys
- DSP Builder

### Accessory Boards

- BittWare TKBO timing kit for 1PPS and 10MHz clock input
- BittWare BWBO breakout board for JTAG and RS-232 access

Figure 2: A10PED System Block Diagram



## A10PED Ordering Options

A10PED-RW-A-BBBBCDEF-G-HHII-J-KKKKLMNO-P-QRRR-S-T-UVWXY-Z					
RW	<b>Ruggedization</b> 0U = Commercial (0°C to 50°C)*	II	<b>FPGA A SODIMM B</b> 0 0 = None E3 = DDR4 8GB x72* E4 = DDR4 16GB x72 QF = QDRII+ x36 288Mb QG = QDRII+ x36 576Mb PA = QDR-IV x18 144Mb PB = QDR-IV x36 144Mb	QQ	<b>FPGA B SODIMM A</b> 0 0 = None E3 = DDR4 8GB x72* E4 = DDR4 16GB x72 QF = QDRII+ x36 288Mb QG = QDRII+ x36 576Mb PA = QDR-IV x18 144Mb PB = QDR-IV x36 144Mb
A	<b>A10 Printed Wiring Board</b> A = Optimized for 660 FPGA* B = Optimized for 1150 FPGA	J	<b>HMC</b> 0 = None 1 = 2GB*	RR	<b>FPGA B SODIMM B</b> 0 0 = None E3 = DDR4 8GB x72* E4 = DDR4 16GB x72 QF = QDRII+ x36 288Mb QG = QDRII+ x36 576Mb PA = QDR-IV x18 144Mb PB = QDR-IV x36 144Mb
BBBB	<b>Arria 10 A Type and Size</b> 0000 = None 066X = Arria 10 GX 660 115T = Arria 10 GT 1150 115X = Arria 10 GX 1150	KKKK	<b>Arria 10 B Type and Size</b> 0000 = None 066S = Arria 10 SX 660 066X = Arria 10 GX 660 115X = Arria 10 GX 1150	S	<b>FPGA B SOC</b> 0 = Not installed* 1 = Installed
C	<b>Arria 10 A Transceiver Speed</b> 0 = None 3 = 14.2 Gbps for GX; 26 Gbps for GT* 4 = 12.5 Gbps for GX; 20 Gbps for GT	L	<b>Arria 10 B Transceiver Speed</b> 0 = None 3 = 14.2 Gbps for GX* 4 = 12.5 Gbps for GX	T	<b>FPGA B DDR4</b> 0 = Not installed* 2 = 4 GBytes
D	<b>Arria 10 A Temperature Range</b> 0 = None E = 0C to 100C* I = -40C to 100C	M	<b>Arria 10 B Temperature Range</b> 0 = None E = 0C to 100C* I = -40C to 100C	U	<b>Timing</b> 0 = On-board circuits only* S = Front panel SMAs (in next slot)
E	<b>Arria 10 A Core Speed Grade</b> 0 = None 1 = Faster 2 = Nominal* 3 = Slower	N	<b>Arria 10 B Core Speed Grade</b> 0 = None 1 = Faster 2 = Nominal* 3 = Slower	V	<b>Oscillator</b> A = Adjustable TCXO† T = TCXO*
F	<b>Arria 10 A Power Options</b> 0 = None L = Low static power S = Standard*	O	<b>Arria 10 B Power Options</b> 0 = None L = Low static power S = Standard*	W	<b>Heatsink - FPGA</b> 0 = None A = Active* P = Passive
G	<b>FPGA A Front Panel Optics</b> 0 = Not installed R = Rx only T = Tx only B = Bi-directional*	P	<b>FPGA B Front Panel Optics</b> 0 = Not installed R = Rx only T = Tx only B = Bi-directional*	X	<b>Heatsink - HMC</b> 0 = None A = Active* P = Passive
HH	<b>FPGA A SODIMM A</b> 0 0 = None E3 = DDR4 8GB x72* E4 = DDR4 16GB x72 QF = QDRII+ x36 288Mb QG = QDRII+ x36 576Mb PA = QDR-IV x18 144Mb PB = QDR-IV x36 144Mb			Y	<b>Misc. Configuration</b> 0 = Default
				Z	<b>Assembly</b> 6 = RoHS 6/6

\* Default.

† Contact BittWare.

DS-A10PED | Rev 2016.02.23 | February 2016

© BittWare, Inc. 2016

Arria 10 and Quartus II are registered trademarks of Altera Corp. All other products are the trademarks or registered trademarks of their respective holders.

**BittWare, Inc.**

45 South Main Street | Concord, NH 03301 USA

Phone: 603.226.0404

E-mail: info@bittware.com

www.AlterBoards.com

