

Custom Solutions

Board Platforms

Integrated Platforms

Technology Partners

# **XUSP3R**

**Ritty** 

# Xilinx UltraScale 3/4-Length PCIe Board with up to VU190, Quad QSFP, and 256 GBytes DDR4

- Xilinx Virtex UltraScale 125/160/190
- Up to four PCIe x8 interfaces supporting Gen1, Gen2, or Gen3
- Four QSFP28 cages for 1x 400GbE, 4x 100GbE, 4x 40GbE, 16x 25GbE, or 16x 10GbE

FPGA PLATFORMS

- Memory options:
  - up to 256 GBytes of DDR4 SDRAM with ECC
  - up to 72 MBytes QDR-IV
  - Up to 288 MBytes QDR-II+
- Board Management Controller for Intelligent Platform Management
- Timestamping support
- Utility I/O: USB 2.0, serial expansion interface



BittWare's XUSP3R is a 3/4-length PCIe x8 card based on the Xilinx Virtex UltraScale FPGA. The high-performance Ultra-Scale devices provide increased system integration, reduced latency, and high bandwidth for systems demanding massive data flow and packet processing. The board offers massive memory configurations supporting up to 256 GBytes of memory, sophisticated clocking and timing options, and four front panel QSFP cages, each supporting up to 100 Gbps (4x25) - including 100GbE. The XUSP3R also incorporates a Board Management Controller (BMC) for advanced system monitoring, which greatly simplifies platform integration and management. All of these features combine to make the XUSP3R ideal for a wide range of data center applications, including network processing and security, acceleration, storage, broadcast, and SigInt.

### Xilinx Virtex UltraScale FPGA

The Xilinx UltraScale FPGAs are built on 20 nm process technology and provide ASIC-like clocking for scalability, performance, and lower dynamic power. The Virtex devices feature two types of multi-gigabit transceivers: 32x 16Gb/s (GTH) and 16x 32.75 Gb/s (GTY). The GTY transceivers enable 400GbE, 100GbE, and 25GbE. The FPGA also supports up to 1,800 DSP slices. The UltraScale FPGAs provide four integrated blocks for PCI Express, supporting x8 Gen3 Endpoint and Root Port designs. Integrated blocks for 150 Gb/s Interlaken and 100 Gb/s Ethernet (100G MAC/PCS) enable simple, reliable support for Nx100G switch and bridge applications.

### I/O Interfaces

The XUSP3R provides a variety of interfaces for high-speed serial I/O as well as debug support. Four QSFP28 cages are available on the front panel, each supporting 100GbE, 40GbE, four 25GbE, or four 10GbE channels, for a total of up to 400 Gbps of bandwidth. The four QSFPs can also be combined for 400GbE. The QSFP channels are connected directly to the UltraScale FPGA via 32 Gb/s GTY transceivers. The QSFP cages can optionally be adapted for SFP+.

Two Gen3 x8 PCIe interfaces connect to the FPGA via 16 GTH transceivers, allowing for a x8 PCIe connection in a standard slot or two x8 interfaces in a bifurcated slot. An optional serial expansion interface provides a 16x GTH transceiver port connection to the FPGA and can be used to add serial memory, such as Hybrid Memory Cube (HMC). The expansion site can also be used to connect an additional two x8 PCIe interfaces to the FPGA via a cable assembly connecting to an adjacent board that supports PCIe bifurcation, allowing for a total of four x8 PCIe interfaces.

A USB 2.0 interface is available for debug and programming support. The board also supports timestamping with provision for a 1 PPS and reference clock input.

#### Memory

The XUSP3R features four RDIMM sites that support standard DDR4 RDIMMs and proprietary QDR-IV and QDR-II+ RDIMMs. Each RDIMM site supports up to 64 GBytes of DDR4 with optional ECC, 18 MBytes QDR-IV (1 bank x18 or x36), or up to 72 MBytes QDR-II+ (2 banks x18). Additional on-board memory includes Flash with factory default and support for multiple FPGA images.

# **XUSP3R**

#### **Board Management Controller**

The XUSP3R features an advanced system monitoring subsystem, similar to those typically found on today's server platforms. At the heart of the board's monitoring system lies a Board Management Controller (BMC), which accepts Intelligent Platform Management Interface (IPMI) messaging protocol commands. The BMC provides a wealth of features, including control of power and resets, monitoring of board sensors, FPGA boot loader, voltage overrides, configuration of programmable clocks, access to I<sup>2</sup>C bus components, field upgrades, and IPMI messaging. Access to the BMC is via PCIe or USB. BittWare's BittWorks II Toolkit also provides utilities and libraries for communicating with the BMC components at a higher, more abstract level, allowing developers to remotely monitor the health of the board.

### **Development Tools**

#### **BittWorks II Toolkit**

BittWare offers complete software support for the XUSP3R with its BittWorks II software tools. Designed to make developing and debugging applications for BittWare's boards easy and efficient, the Toolkit is a collection of libraries and applications that provides the glue between the host application and the hardware. A variety of features allow developers to take full advantage of the Xilinx UltraScale FPGA capabilities on the BittWare board, including FPGA control via PCIe, Flash programming, custom ISR scripts, and convenient control of FPGA loads. The Toolkit supports 32-bit, and 64-bit Windows and Linux platforms and can connect to the board via PCIe or USB, providing a common API no matter the connection method.

#### **FPGA Example Projects**

BittWare offers FPGA example projects to provide board support IP and integration for its Xilinx FPGA-based boards. The example projects easily integrate into existing FPGA development environments and illustrate how to move data between the board's different interfaces. Available example projects include the following: PCIe Gen3x16 Base Project, PCIe DMA, DDR4, and SerDes (iBERT). All examples are available for download on BittWare's developer website.

| -ile          | Component Window Help                    |                    |                  |
|---------------|--|--------------------|------------------|
| ame           |  | Value              | Status           |
| a 🐭           | Period Management Cantralla              | value              | 56665            |
| • ~           | Board Management Controller              | V 2000E            | Demond an        |
|               |  | Version 20005      | Powered on       |
|               | Beard Dewer                              | 14.00 \//=         | OK               |
|               | 12v Packplane Voltage                    | 12.29 Volte        | OK               |
|               | 12v Backplane Current                    | 12.50 Volts        | OK               |
|               | 12v Gappactor Voltage                    | 12.25 Volte        | OK               |
|               | 12v Connector Voltage                    | 12.23 Volts        | OK               |
|               | 12v Connector Current                    | 1212 Valta         | OK               |
|               | 2 2 Current                              | 102 Arrans         | OK               |
|               | S.SV Current S.SV Current                | 1.95 Amps          | OK               |
|               | EPGA Core Current                        | 2.27 Amms          | OK               |
|               | FPGA Core Current FPGA Core Transmission | 2.57 Amps          | OK               |
|               | EDGA Local Temperature                   | 25 degrees C       | OK               |
|               | FPGA Local temperature                   | 20 degrees C       | OK               |
|               | SO DIMAN 1 Current                       | 20 degrees C       | OK               |
|               | SO-DIMIN-1 Current                       | 0.72 Amps          | OK               |
|               | SO-DIMINI-1 Temperature                  | 25 degrees C       | OK               |
|               | SO-DIMINI-I Voltage                      | 1.51 VOIts         | OK               |
|               | SO-DIMIN-2 Current                       | 0.00 Amps          | OK               |
|               | SO-DIMIN-2 lemperature                   | 20 degrees C       | OK               |
|               | SO-DIMINI-2 Voltage                      | 1.20 volts         | UK Ukasus lah la |
|               | SEP lemperature                          |                    | Unavailable      |
|               | QSFP-0 lemperature                       |                    | Unavailable      |
|               | QSFP-1 lemperature                       |                    | Unavailable      |
|               | QSFP-2 Temperature                       |                    | Unavailable      |
| . —           | QSFP-3 lemperature                       |                    | Unavallable      |
| ″ →           | Pluggable Transceivers (SFP)             |                    | D .              |
|               |  |                    | Present          |
|               | → QSFP-I                                 |                    | Present          |
|               | QSFP-2                                   |                    | Present          |
|               | → QSFP-3                                 |                    | Present          |
| ⊿ ↓           | Memory Modules                           |                    |                  |
|               | ↓ SO-DIMM-I                              |                    | 0 MB DDR4        |
| - 1000        | T SO-DIMM-2                              |                    | 0 MB DDR4        |
| 4 °C          | Programmable Clocks (PLL)                |                    | <u></u>          |
|               | 100 SI5338-A                             | 100, 100, 100, 100 | OK               |
|               | 50338-B                                  | 322.265625, 322.2  | UK               |
| a 1 <u>13</u> | FPGAs                                    | 050 14 15          | 0.11.0           |
|               | E FPGA                                   | 950 mVolts         | Override On      |
| <u>۲</u> -۲   | Networking Modules                       |                    |                  |
|               | 😋 MAC Prom                               | 0a70:c320:5410:00  |                  |

BwMonitor in the BittWorks II Toolkit provides a view into the board management capabilities of your BittWare hardware.

# **Specifications**

#### **BOARD SPECIFICATIONS**

#### **FPGA**

- Xilinx UltraScale FPGA •
- Virtex UltraScale125/160/190 Multi-gigabit transceivers
- 16x GTY at 32.75 Gbps and 32x GTH at 16 Gbps
- Up to 1.9 million logic elements
- Up to 132 Mb of embedded memory .
- Up to 4 integrated PCIe cores
- Up to 1,800 DSP slices with 27x18 multipliers

#### **On-Board Memory**

Flash memory for booting FPGA

#### **Optional RDIMM Memory**

- 4 RDIMM sites, each supporting:
  - Up to 64 GBytes DDR4 x72 with ECC
  - Up to 144 Mbits QDR-IV x18 or x36  $\,$
  - Up to 576 Mbits QDR-II x18

#### **PCIe Interface**

- Two x8 Gen1, Gen2, Gen3 interfaces direct to FPGA (One x8 interface in a standard slot; two x8 interfaces requires bifurcated slot)
- Serial Expansion Port can be used for two additional x8 interfaces

#### **USB** Header

· Micro USB port (USB 2.0) for debug and programming FPGA and Flash

#### **QSFP** Cages

- 4 QSFP28 (zQSFP) cages on front panel connected directly to FPGA via 16 GTY transceivers
- Each supports 100GbE, 40GbE, 4x 25GbE, or 4x  $10 \mbox{GbE}$  and can be combined for  $400 \mbox{GbE}$
- Backward compatible with QSFP and can be optionally adapted for use as SFP+

#### **Serial Expansion Port**

Expansion interface to FPGA via 16x GTH transceivers (optional; requires second slot)

#### Timestamping

- 1 PPS input
- Reference clock input

#### **Board Management Controller**

- Voltage, current, temperature monitoring
- Power sequencing and reset
- Field upgrades
- FPGA configuration and control
- Clock configuration
- I<sup>2</sup>C bus access
- USB 2.0 and JTAG access
- Voltage overrides

#### Size

- 3/4-length, standard-height PCIe dual slot card
- 241mm x 111.15mm
- Max. component height: 34.79mm dual slot

#### **DEVELOPMENT TOOLS**

#### System Development

· BittWorks II Toolkit - host, command, and debug tools for BittWare hardware; Matlab API; source code porting kit also available

#### **FPGA Development**

- FPGA Example Projects
  - PCIe Gen3x16 Base Project
  - PCIe DMA
  - DDR4
  - SerDes (iBERT)
- Xilinx Tools
  - Vivado® Design Suite .
  - Embedded USB to JTAG converter



#### Figure 2: XUSP3R System Block Diagram

## XUSP3R Ordering Options

| XUSP3R - RW-ABBBBCD-EEFFGGHH-IJKLMNOP-QR-S |  |        |  |   |  |    |  |   |
|--|--|--------|--|---|--|----|--|---|
| RW   | Ruggedization<br>0U = Commercial (0°C to 50°C)*  | FF     | RDIMM B<br>00 = None*<br>E3 = DDR4 8GB (x72)<br>E4 = DDR4 16GB (x72)<br>E5 = DDR4 32GB (x72) | L | QSFP Configuration<br>4 = 4 QSFP cages                       |    |  |   |
| А  | UltraScale Printed Wiring Board<br>D = Optimized for VU190 FPGA*   |        |  | М | Serial Expansion Port<br>0 = Not Installed*<br>1 = Installed |    |  |   |
| BBBB                                       | FPGA Type and Size<br>125V = Virtex VU125<br>160V = Virtex VU160<br>100V = Virtex VU190*   | GG     | RDIMM C<br>00 = None*<br>E3 = DDR4 8GB (x72)<br>E4 = DDR4 16GB (x72)<br>E5 = DDR4 32GB (x72) | Ν | Factory JTAG Header<br>0 = Not Installed*<br>1 = Installed   |    |  |   |
| G  |  |        |  | 0 | USB-to-JTAG<br>0 = Not Installed<br>1 = Installed*           |    |  |   |
| C  | PGA Core Speed Grade<br>0 = None<br>1 = Slower<br>2 = Nominal*<br>3 = Faster   | нн     | RDIMM D<br>00 = None*<br>E3 = DDR4 8GB (x72)<br>E4 = DDR4 16GB (x72)<br>E5 = DDR4 32GB (x72) |   |  |    |  |   |
|  |  |        |  | Ρ | Heatsink<br>1 = Active<br>2 = Passive<br>3 = Active 2-slot*  |    |  |   |
| D  | FPGA Temperature Range<br>C = Commercial (Tj = 0 to +85C)<br>E = Extended (Tj = 0 to +100C)*<br>I = Industrial (Tj = -40 to +100C) | I<br>J | Oscillator<br>S = Standard<br>Auxilliary Oscillator  |   | 4 = Passive 2-slot   |    |  |   |
|  |  |        |  | Q | Misc. Configuration<br>0 = Default                           |    |  |   |
|  |  |        |  |   |  | EE | RDIMM A<br>00 = None*<br>E3 = DDR4 8GB (x72)<br>E4 = DDR4 16GB (x72)<br>E5 = DDR4 32GB (x72) | K |
|  | V = Vertical connector   |        |  |   |  |    |  |   |
| S  | Assembly<br>6 = RoHS 6/6   |        |  |   |  |    |  |   |

\* Default

<sup>†</sup> Contact BittWare for availability

DS-XUSP3R | Rev 2016.05.02 | May 2016

#### © BittWare, Inc. 2016

UltraScale, Virtex, and Vivado are all registered trademarks of Xilinx. All other products are the trademarks or registered trademarks of their respective holders.

BittWare, Inc. 45 South Main Street | Concord, NH 03301 USA Phone: 603.226.0404 E-mail: info@bittware.com www.bittware.com/xilinx



