AcroPack™ Serial I/O Modules

RedLinX® offers add-on serial communications daughterboards in the form of AcroPack™ modules.

AP500AcroPack Module: Four RS232E serial ports
AP520AcroPack Module: Eight RS232E serial ports
AP521AcroPack Module: Eight RS422/485 serial ports

This is an illustrative sample of the products we have available. Feel free to contact us at sales@redlinx·co·za for information on more options to meet your requirements.

AP500: AcroPack Module: Four RS232E serial ports

Key features:

  • PCI Express Generation 1 interface
  • Four RS232E serial ports
  • 256-byte FIFO buffers
  • Programmable baud rate (up to 500Kbps)
  • Individual modem control signals on each channel
  • Handshake lines (RTS, CTS, DTR, DSR, DCD, RI)
  • Line-break and false start-bit detection
  • 16550 compatible register set
  • 256-byte FIFO buffers minimize CPU interaction for improved system performance
  • Each serial channel provides full handshake support to simplify interfacing with modems
  • Extended temperature range

AP520: AcroPack Module: Eight RS232E serial ports

Key features:

  • PCI Express Generation 1 interface
  • Eight RS232E serial ports
  • 256-byte transmit FIFO buffers, 256-byte receive FIFO buffers
  • Programmable baud rate (up to 500Kbps)
  • Individual handshake lines (RTS, CTS) on each channel
  • Line-break and false start-bit detection
  • 16550 compatible register set
  • High-density design lowers per-port costs and saves IP carrier card slots for other functions
  • 256-byte FIFO buffers minimize CPU interaction for improved system performance
  • Each serial channel provides handshake support to simplify interfacing with modems
  • Extended temperature range

AP521: AcroPack Module: Eight RS422/485 serial ports

Key features:

  • Eight asynchronous, full duplex RS422B serial ports (supports RS485)
  • 256-byte transmit FIFO buffers, 256-byte receive FIFO buffers
  • Programmable baud rate (up to 20Mbps)
  • Individual handshake lines (RTS, CTS) on each channel
  • Line-break and false start-bit detection
  • Failsafe receivers
  • Built-in termination and bias resistors (Consult factory for no termination)
  • 16550 compatible register set
  • High-density design lowers per-port costs and saves IP carrier card slots for other functions
  • 256-byte FIFO buffers minimize CPU interaction for improved system performance
  • Extended temperatures deliver dependable operation in extreme conditions
 
RedLinX on LinkedIn FB